High-speed tree-based 64-bit binary comparator: A New Approach is proposed in this brief. Comparison is most basic arithmetic operation that determines if one number is greater than, equal to, or less than the other number. Comparator is most fundamental component that performs comparison operation. This brief presents comparison of modified and existing 64-bit binary comparator designs concentrating on delay. Means some modifications are done in existing 64-bit binary comparator design to improve the speed of the circuit. Comparison between modified and existing 64-bit binary comparator designs is calculated by simulation that is performed at 90nm technology in Tanner EDA Tool.
INTRODUCTION
In digital system, comparison of two numbers is an arithmetic operation that determines if one number is greater than, equal to, or less than the other number [6] . So comparator is used for this purpose. Magnitude comparator is a combinational circuit that compares two numbers, A and B, and determines their relative magnitudes ( Fig. 1) [6] . The outcome of comparison is specified by three binary variables that indicate whether A>B, A=B, or A<B.
Fig 1: Block Diagram of n-Bit Magnitude Comparator
The circuit, for comparing two n-bit numbers, has 2n inputs & 2 2n entries in the truth table. For 2-bit numbers, 4-inputs & 16-rows in the truth table, similarly, for 3-bit numbers 6-inputs & 64-rows in the truth table [6] . The logic style used in logic gates basically influences the speed, size, power dissipation, and the wiring complexity of a circuit. Circuit size depends on the number of transistors and their sizes and on the wiring complexity. The wiring complexity is determined by the number of connections and their lengths. All these characteristics may vary considerably from one logic style to another and thus proper choice of logic style is very important for circuit performance [7] . In order to differentiate all three designs existing and modified, simulations are carried out for power and delay at 1 volt supply voltage (and input voltage) at 90nm technology in Tanner EDA Tool. 128 entries. By using comparator of minimum number of bits, a comparator of maximum number of bits can be design using tree structure logic.
64-BIT BINARY COMPARATOR

EXISTING 64-BIT BINARY COMPARATOR DESIGN
64-bit Comparator in reference [1] , [2] , [3] represents treebased structure which is inspired by fact that G (generate) and P (propagate) signal can be defined for binary comparisons, similar to G (generate) and P (propagate) signals for binary additions. Two number (each having 2-bits: A 1 , A 0 & B 1 , B 0 ) comparison can be realized by:
For A<B, "B Big , EQ" is "1,0". For A=B, "B Big , EQ" is "0,1". Hence, for A>B, "B Big , EQ" is "0,0". Where B Big is defined as output A less than B (A_LT_B). A closer look at equation (1) reveals that it is analogous to the carry signal generated in binary additions. Consider the following carry generation:
Where A & B are binary inputs, C in is carry input, C out is carry output, and G & P are generate & propagate signals, respectively. After comparing equations (1) & (3):
C in can be considered as G 0 . Since for static logic, equation (1) requires tall transistor stack height, hence, an encoding scheme is employed to solve this problem. For this, encoding equation is given as:
Where i = 0………..63. Put these two values from equations (7) 
EQ [3: 0] = EQ [3:2] . EQ [1:0] 
Similarly, for 64-bit comparator, B Big & EQ can be computed as: Hence, modified pass transistor logic style is employed to reduce the number of transistors up to 9 (including inverters).
In above 8-bit example circuitry, the first stage comparison circuit implements equations (9, 10) for j = 0. . . 3, whereas the second stage generates B Big [3:0] , B Big [7:4] and EQ [3:0] , EQ [7:4] according to equations (11 & 12). Finally, B Big [7:0] and EQ [7:0] are computed in the third stage according to equations (13 & 14).
Fig 2: Tree-Diagram of 8-Bit Binary Comparator
Stage 0 th is implemented using modified pass transistor logic style giving output in actual form, Stage 1 st is implemented using CMOS logic style giving output in inverse form, Stage 2 nd is also implemented using CMOS logic style giving output in actual form. 64-bit comparator is here designed by using 7 stages (from 0 th to 6 th ). In stage 0 th , modified pass transistor logic style circuitry (as in Figure 3 ) is employed to produce "less than" & "equal to" outputs. Outputs of stage 0 th are act as inputs of stage 1 st . In stage 1 st , CMOS circuitry (as in Fig. 4 ) is employed to produce inverse inputs for stage 2 nd . In stage 2 nd , again CMOS circuitry (as in Fig. 5 ) is employed to produce actual inputs for stage 3 rd . Now, according to tree structure given in Figure 2, According to input bit stream, waveforms of existing 64-bit binary comparator are obtained and shown in Fig. 7 . Waveforms show that only one output is high ("1") at a time. When both the outputs "less than" & "equal to" (A_LT_B & A_EQU_B) are low ("0"), then waveforms represent that "greater than" output is high (A_GT_B is "1"). Simulation results for this design are given in table 1 for conclusion. [1] to improve the speed of the circuit. Main idea behind PTL (pass transistor logic) is to use purely NMOS Pass Transistors network for logic operation [5] . The basic difference of pass-transistor logic style compared to the CMOS logic style is that the source side of the logic transistor networks is connected to some input signals instead of the power lines. In this design style, Transistors are act as switch to pass logic levels from input to output [4] . For this design, stage 0 th is same as existing 64-bit comparator design & implemented using modified PTL style (Fig. 3) giving output in actual manner. Stage 1 st is implemented using modified pass transistor logic style (MPTL) giving output in actual manner as in Fig. 8 . MPTL means extra PMOS circuitry is used in pass transistor logic style circuitry to pass logic high ("1") from input to output. Stage 2 nd is same as stage 1 st of existing 64-bit comparator design & implemented using CMOS logic style giving output in inverse manner as in Fig. 9 . Final output for 64-bit comparator of this design is obtained in inverse form. So, at the end of schematic design of 64-bit comparator two inverters (Fig. 10 ) are required to provide actual form of output waveform. Schematic (using instances of each stages) of modified 64-bit comparator design (Fig. 11) is same as existing 64-bit comparator design with only the difference of including inverters. 
MODIFIED 64-BIT BINARY COMPARATOR DESIGN
SIMULATIONS AND COMPARISION
After simulation of both the designs final results are obtained for power consumption and delay and are shown in table 1. In modified design, delay (t A_LT_B ) is reduced from 4.4072e-009 to 4.3144e-009 means 2.10 % reduction in comparison to existing design and delay (t A_EQU_B ) is reduced from 6.8974e-010 to 6.7576e-010 means 2.02 % reduction in comparison to existing design.
CONCLUSION
All of the reduction in delay is obtained after sacrificing power consumption and transistor count. But still modified design gives better result (for delay) than existing 64-bit binary comparator design. In modified design, delay (t A_LT_B ) is reduced 2.10 % and delay (t A_EQU_B ) is reduced 2.02 % in comparison to existing design.
